8 THE COSYMA SYSTEM
Achim Österling, Thomas Benner, Rolf Ernst, Dirk Herrmann, Thomas Scholz, and Wei Ye
Technische Universität Braunschweig
Institut für Datenverarbeitungsanlagen
Braunschweig, Germany

8.1 OVERVIEW
This chapter gives an overview on Cosyma and is a complement to the existing literature in that it gives more tool and system specific information which gives a better impression of the whole system and is extremely helpful when using the system. More information, examples, the complete Cosyma system, a user manual, and a small library can be obtained from

ftp://ftp.ida.ing.tu-bs.de/pub/cosyma

This chapter also summarizes the Cosyma extensions which will have been released by the time of book publication.
8.2 COSYMA ARCHITECTURE AND INPUT LANGUAGES

Cosyma (COSYnthsis for eMbedded micro Architectures) is a platform for design space exploration during hardware/software co-design.

The Cosyma target architecture consists of a standard **RISC processor** core (we provide a SPARC architecture model with 33 MHz clock and floating point coprocessor with Cosyma), a fast **RAM** for program and data with single clock cycle access time, and an automatically generated application specific