SC2SCFL: Automated SystemC to SystemC\textsuperscript{FL} Translation

Ka Lok Man\textsuperscript{1}, Andrea Fedeli\textsuperscript{2}, Michele Mercaldi\textsuperscript{3}, Menouer Boubekeur\textsuperscript{1}, and Michel Schellekens\textsuperscript{1}

\textsuperscript{1} Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, University College Cork (UCC), Cork, Ireland
SystemCFL@gmail.com, m.boubekeur@cs.ucc.ie, m.schellekens@cs.ucc.ie
\textsuperscript{2} STMicroelectronics, Agrate (Milan), Italy
andrea.fedeli@st.com
\textsuperscript{3} M.O.S.T., Turin, Italy
michele.mercaldi@most.it

Abstract. SystemC\textsuperscript{FL} is the formalisation of a reasonable subset of SystemC based on classical process algebras. During the last few years, SystemC\textsuperscript{FL} has been successfully used to give formal specifications of SystemC designs. For formal analysis purposes, so far, users have been required to transform manually their SystemC codes into corresponding SystemC\textsuperscript{FL} specifications. To verify some desired properties of SystemC\textsuperscript{FL} specifications using existing formal verification tools (e.g. NuSMV and SPIN), similarly, manual translations have been needed for turning SystemC\textsuperscript{FL} specifications into corresponding terms of the input language (e.g. SMV and PROMELA) of the selected formal verification tool. Since manual transformation and translations between SystemC codes, SystemC\textsuperscript{FL} specifications, and various formalisms are quite laborious and therefore error-prone, these translations have to be made as much automatic as possible. The first step of the research in these directions is to automate the transformation from SystemC codes to SystemC\textsuperscript{FL} specifications. In this paper, we present SC2SCFL (an automatic translation tool), which converts SystemC codes into corresponding SystemC\textsuperscript{FL} specifications.

1 Introduction

SystemC\textsuperscript{FL} (SCFL in ASCII format)\textsuperscript{234} is the formalisation of a reasonable subset of SystemC based on the classical process algebras Algebra of Communicating Processes (ACP)\textsuperscript{5} and A Timed Process Algebra for Specifying Real-Time Systems (ATP)\textsuperscript{6}. The semantics of SystemC\textsuperscript{FL} has been defined by means of deduction rules in a
Structured Operational Semantics (SOS) \cite{7} style that associates a time transition system (TTS) with a SystemC\textsuperscript{FL} process. The introduction of SystemC\textsuperscript{FL} (since three years ago) initiated an attempt to extend the knowledge and experience collected in the field of process algebras to system level modelling and design.

SystemC\textsuperscript{FL} is aimed at giving formal specifications of SystemC designs and to perform formal analysis of SystemC processes. Furthermore, SystemC\textsuperscript{FL} is a single formalism that can be used for specifying concurrent systems, finite state systems and real-time systems (as in SystemC). Desired properties of these systems specified in SystemC\textsuperscript{FL} can be verified with existing formal verification tools by translating them into different formats that are the input languages of formal verification tools. Hence, SystemC\textsuperscript{FL} can be purportedly used for formal verification of SystemC designs. For instance, safety properties of concurrent systems specified in SystemC\textsuperscript{FL} can be verified (see \cite{8}) by translating those systems to PROMELA \cite{9}, which is the input language of the SPIN Model Checker \cite{9}. Similarly, \cite{10} reported that some desired properties of finite state systems specified in SystemC\textsuperscript{FL} can be fed into the SMV Model Checker \cite{11} to verify them. Furthermore, a formal translation was defined in \cite{12} from SystemC\textsuperscript{FL} to a variant (with very general settings) of timed automata \cite{13}. The practical benefit of the formal translation from a SystemC\textsuperscript{FL} specification (describing real-time systems) to a timed automaton is to enable verification of timing properties of the SystemC\textsuperscript{FL} specifications using existing verification tools for timed automata, such as UPPAAL \cite{14}.

During the last few years, SystemC\textsuperscript{FL} has been successfully used to give formal specifications of SystemC designs (see also \cite{8,10,15}). For formal analysis purposes, so far, users have been required to manually transform their SystemC codes into corresponding SystemC\textsuperscript{FL} specifications. To verify some desired properties of SystemC\textsuperscript{FL} specifications using existing formal verification tools (see also \cite{8,10,12}), similarly, manual translations have been needed for turning SystemC\textsuperscript{FL} specifications into corresponding terms of the input language of the selected formal verification tool. Since manual transformation and translations between SystemC codes, SystemC\textsuperscript{FL} specifications and various formalisms are quite laborious and therefore error-prone, these translations have to be automated.

For the sake of simplicity, our first goal (of the research in these directions as already reported in \cite{16}) is to develop an automatic translation tool which converts SystemC codes (mainly untimed) into corresponding SystemC\textsuperscript{FL} specifications that can be further mapped to the input languages of several formal verification tools (e.g. SPIN and NuSMV). SC2SCFL is such an automatic translation tool.

Over the years, automatic translation tools from SystemC to other description languages have been developed (e.g. \cite{17}). To our knowledge, this is the first article to report an automatic translation tool from SystemC to a formal language (i.e. SystemC\textsuperscript{FL}).

This paper is organised as follows. In Section\ref{sec:background} we give a brief overview of a subset of SystemC\textsuperscript{FL} formalism that is relevant for the use in this paper. Section\ref{sec:translation} captures the main ideas of our proposed translation from SystemC to SystemC\textsuperscript{FL}. Section\ref{sec:implementation} describes the architectures of the automatic translation tool SC2SCFL. A translation example of using SC2SCFL is given in Section\ref{sec:example}. We also illustrate our practical interest of verification of SystemC\textsuperscript{FL} specifications, in Section\ref{sec:verification}, by translating the SystemC\textsuperscript{FL} specification shown in Section\ref{sec:example} to the equivalent NuSMV \cite{18} specification which is